2024, issue 4, p. 121-133
Received 03.10.2024; Revised 29.10.2024; Accepted 03.12.2024
Published 18.12.2024; First Online 23.12.2024
https://doi.org/10.34229/2707-451X.24.4.11
Previous | FULL TEXT (in Ukrainian) | Next
Optimization of the Microprogram Mealy Machine Circuit Based on LUT and EMB
Alexandr Barkalov 1 
, Larysa Titarenko 1, 2 , Svitlana Saburova 2 , Oleksandr Golovin 3 , Oleksandr Matvienko 3
1 University of Zielona Gora, Poland
2 Kharkiv National University of Radio Electronics, Kharkiv, Ukraine
3 V.M. Glushkov Institute of Cybernetics of the NAS of Ukraine, Kyiv
* Correspondence: This email address is being protected from spambots. You need JavaScript enabled to view it.
Introduction. The control unit is the most important block of digital systems. Unlike other blocks, the control unit generates signals in each cycle of the system and therefore consumes a significant amount of electrical power. Currently, the problem of reducing power consumption is of particular importance. FPGA (field-programmable logic array) chips are widely used in the implementation of various digital systems. According to experts, these chips will be widely used in the design of digital devices for several decades to come. This factor determines the choice of this particular element basis. The proposed method is focused on FPGA, which is manufactured by AMD Xilinx. This choice is due to the company's leading position in the FPGA chip market.
The purpose of the article. One of the ways to reduce power consumption is to regularize the control device circuit and reduce the number of connections between its elements. This article proposes a solution to this problem when implementing composite microprogrammed control device (CMCD) circuits in the FPGA basis.
The following FPGA chip resources are used to implement the CMCD circuit: elements of the LUT (look-up table) type, embedded memory blocks (EMB) and programmable interconnections.
The main idea of the proposed method is to adapt the method of double coding of states to the features of the CMCD with the basic architecture. The analogs of the states are the CMCD microinstructions. Therefore, optimization is achieved due to double addressing of microinstructions.
Results. The proposed method allows to obtain a CMCU circuit with a regular structure. The regularity consists in the fact that: logical conditions are associated only with the elements of the first level, synchronization signals are associated only with the second level of the circuit; any partial function is a circuit consisting of one LUT element. Analysis of the circuits of microprogrammed machines with double coding of states shows that regular circuits have a number of advantages over circuits based on functional decomposition: a smaller number of LUT elements and interconnections, a higher frequency of synchronization pulses (high speed), a lower value of consumed power.
Conclusions. The proposed method is appropriate to use in cases where, due to the small number of inputs of the LUT elements of FPGA circuits, known methods require the use of functional decomposition, which leads to circuits with an irregular structure and a complex interconnection system. Such circuits have low performance and consume a lot of energy.
Keywords: composite microprogrammed control device, LUT, EMB, synthesis.
Cite as: Barkalov A., Titarenko L., Saburova S., Golovin O., Matvienko O. Optimization of the Microprogram Mealy Machine Circuit Based on LUT and EMB. Cybernetics and Computer Technologies. 2024. 4. P. 121–133. (in Ukrainian) https://doi.org/10.34229/2707-451X.24.4.11
References
1. DeMicheli G. Synthesis and optimization of digital circuits. New York: McGraw-Hill, 1994. 576 p.
2. Grout I. Digital systems design with FPGAs and CPLDs. Amsterdam: Elsevier, 2008. 784 p. https://doi.org/10.1016/B978-0-7506-8397-5.X0001-3.
3. Tiwari A., Tomko K. Saving power by mapping finite state machines into embedded memory blocks in FPGAs. Proc. Design, Automation and Test in Europe Conference and Exhibition (Paris, France, 6–20 Feb. 2004). 2004. Vol. 2. P. 916–921. https://doi.org/10.1109/DATE.2004.1269007
4. Kubica M., Kania D. Area-oriented technology mapping for LUT-based logic blocks. International Journal of Applied Mathematics and Computer Science. 2017. 27 (1). P. 207–222. https://doi.org/10.1515/amcs-2017-0015
5. Skliarova I., Sklyarov V., Sudnitson A. Design of FPGA-based circuits using hierarchical finite state machines. Tallinn: TUT Press, 2012. 240 p.
6. Barkalov A.A., Titarenko L.A. Code conversion in compositional microprogram control units. Cybern Syst Anal. 2011. Vol. 47. P. 763–772. https://doi.org/10.1007/s10559-011-9355-x
7. Barkalov A. Microprogramcontrol unit as composition of automate with programmable and hardwired logic. Automatics and Computer Science. 1983. 17 (4). P. 36–41.
8. Kuon I., Tessier R., Rose J. FPGA Architecture: Survey and Challenges. Foundations and Trends in Electronic Design Automation. 2008. Vol. 2. No. 2. P. 135–253. https://doi.org/10.1561/1000000005
9. Ruiz-Rosero J., Ramirez-Gonzalez G., Khanna R. Field Programmable Gate Array Applications – A Scientometric Review. Computation. 2019. 7 (4). P. 63. https://doi.org/10.3390/computation7040063
10. Xilinx. http://www.xilinx.com (https://www.amd.com/en.html) (accessed: 01.01.2024)
11. Marwedel P. Embedded System Design: Embedded Systems Foundations of Cyber-Physical Systems, and the Internet of Things, 3rd ed. Springer International Publishing, 2018.
12. Barkalov A., Titarenko L., Mielcarek K., Chmielewski S. Logic Synthesis for FPGA-Based Control Units – Structural Decomposition in Logic Design. Vol. 636 of Lecture Notes in Electrical Engineering. Springer,Berlin, 2020. https://doi.org/10.1007/978-3-030-38295-7
13. Baranov S. Logic synthesis for control automata. Dordrecht: Kluwer Academic Publishers, 1994. 312 p. https://link.springer.com/book/10.1007/978-1-4615-2692-6
14. Sass R., Schmidt A. Embedded System Design with platform FPGAs: Principles and Practices. Amsterdam: Morgan Kaufmann Publishers, 2010. 409 p.
15. Kubica M., Opara A., Kania D. Technology Mapping for LUT-based. FPGA. Berlin: Springer, 2021. https://doi.org/10.1007/978-3-030-60488-2
16. Barkalov O., Titarenko L., Mielcarek K. Improving characteristics of LUT-based Mealy FSMs. International Journal of Applied Mathematics and Computer Science. 2020. Vol. 30. No. 4. P. 745–759. https://doi.org/10.34768/amcs-2020-0055
17. Barkalov A., Titarenko L., Bieganowski J., Krzywicki K. Basic approaches for reducing power consumption in finite state machine circuits – Review. Applied Sciences. 2024. 14, 2693. P. 1–32. https://doi.org/10.3390/app14072693
18. Vivado Design Suite. 2020. https://www.xilinx.com/products/design-tools/vivado.html (accessed: 01.01.2024)
ISSN 2707-451X (Online)
ISSN 2707-4501 (Print)
Previous | FULL TEXT (in Ukrainian) | Next